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SUMMARY 
This thesis is divided into two parts according to the two projects I was involved in during 
the past two years: VHF CMOS Transconductor design and CMOS LNA design. 
In the first part, a novel IC structure realizing a low voltage CMOS VHF transconductor is 
proposed. This is a totally new design with some important features such as the high 
linearity I-V conversion and high common mode rejection ratio (CMRR). The advantage 
of the proposed transconductor is the simple circuit structure, which makes it suitable for 
very high frequency applications. The drawbacks of the proposed transconductor design 
are: there is no gm tuning method except to changing the power supply voltage, which also 
implies that the transconductor has a poor power supply rejection ratio (PSRR); limited 
input signal range due to the cascade structure.  
The second part of this thesis presents the detailed procedures of a CMOS fully integrated 
LNA design with the input and output matching network. Although the structure of a LNA 
contains only a small number of components in total, however, the choosing of each 
“proper” component contains lots of trade-offs. The performance of the LNA is sensitive 
to some of its components especially those in its output stage. Only a little incaution will 
cause oscillation or even result in the LNA failing to work. I have written down all my 
experiences of success and failure here to remind myself not to make the same mistake 
again. 
In order to simplify the delivery of the main idea and let readers easily grasp the main 
  VI 
stem of the design procedure, only results are given in these two parts of the thesis. 
Readers can refer to the appendices for the detailed derivations procedures. 
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1. PROJECT I: VHF CMOS Transconductor DESIGN 
0[2] 
1.1. Motivations 
All modern communication systems, such as radio, TV, telephony and most 
instrumentation systems contain various types of electrical filters. Over the last decade 
active monolithic filters have become increasingly important for many signal processing 
applications. Monolithically integrated, filters have several advantages over active filters 
built with discrete components. These advantages are: good matching of components on 
chip, automatic tuning can correct the transfer function for process and temperature 
variations, reduced parasitic capacitances on chip, and last but not least: low-cost if these 
filters are fabricated in large numbers. In the design of monolithic analog filters at very 
high frequencies, high-speed, fully-balanced transconductance amplifier has received 
considerable attention as convenient active elements and the transconductance-capacitor 
(Gm-C) approach is used most often. This technique is well-known for implementing 
high-speed continuous time filters and is widely used in many industrial applications [4] 
The core work of a Gm-C filter design is to design an OTA as ideally as possible with the 
following features: 
An infinite input and output impedance; 
An infinite frequency response bandwidth; 
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Large input and output linear range (Rail- to-rail); 
Low voltage power supply and low power consumption; 
Can be easily tuned; 
Infinite CMRR (For differential input only). 
Unfortunately these features are incompatible and have lots of trade-offs among them. 
Designers are trying their best to mediate the conflicts and focus their effort on the 
features which are more important in their application. 
1.2. Some Transconductor design – A brief review 
For a long time, in the field of continuous time analog filter design, people are seeking 
ways to make their design achieve better performance in HF application. In the realm of 
Gm-C filter design (low pass), the most critical problem is to design a transconductor that 
has a very high cut-off frequency. Further more, to get a better performance of the 
transconductor, a low voltage supply,  linear input-output characteristic for wide range, 
large output resistance, high CMRR, and a tunable transconductance should be also be 
considered. In the following part of this report, these questions will be discussed and 
some design schemes will be presented. 
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1.2.1. Nauta’s VHF transconductor design [5] 
 
Fig 1 Nauta’s VHF Transconductor. 
A Gm-C filter technique for very high frequencies is proposed by Bram Nauta in 1994 
that has a very attractive feature – VHF owing to its absence of internal node. The V-I 
conversion expression is shown below: 
( )1 2od o o id dd th tp n p id dI I I V V V V V gmb b= - = - + × = ×       (1.1) 





b b= =           (1.2) 
The four inverters (Inv3--Inv6) constituting the so call Common-Mode Control and 
DC-Gain Enhancement part, which suppress the common mode signal and enhance the 
differential one. The result of this enhancement scheme is summarized in Table 1 
Common and differential load resistances seen on nodes Vo1 and Vo2, Realized by the 
transconductors gm3-gm6 of Inv3-Inv6. 
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mm gg +  65
1




mm gg +  34
1
mm gg -  
Table 1 Common and differential load resistances seen on nodes Vo1 and Vo2, Realized by the 
transconductances gm3-gm6 of Inv3 -Inv6. 
1.2.2. Szczepanski’s OTA Design [6] 
This is another transconductor design for VHF application proposed by Szczepanski. 
 
Fig 2 Simplified scheme of the proposed CMOS OTA with a voltage-variable NRL circuit 
Without the upper potion of NRL (Negative Resistance Load) circuit, the V-I expression 
is: 
1 2 2out n B idI I I k V V= - =              (1.3) 
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The complete circuit diagram of the OTA with the NRL is shown below: 
 
Fig 3 Complete circuit diagram of the CMOS OTA with the NRL. 
1.3. Transconductor design 
1.3.1. Introduction 
CMOS transconductor is a useful building block for the design of Analog and mixed 
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signal integrated circuit systems, particularly for the design of continuous-time Gm-C 
filters. Over the pass few years, a few CMOS transconductor designs have been reported 
for high-frequency continuous-time signal processing applications. [5]-[8] 
In this thesis, a new structure with some specific merits to realize the low voltage CMOS 
VHF transconductor is proposed. The 0.35µm CMOS BSIM3v3 model is used in Cadence 
simulation, DC analysis shows that the linear V-I conversion of the transconductor can be 
achieved with a high common mode rejection and a large linear differential mode input 
voltage range of ±0.9V. Also, the small signal frequency analysis  shows that a very high 
frequency bandwidth is achieved and with good agreement with the Cadence simulation. 
An auxiliary circuit is added to the design to control the output DC voltage level. Finally, 
the Cadence simulation results of the transconductor and a 3rd order elliptic low pass 
Gm-C filter is presented. 
1.3.2. DC Analysis of the Transconductor 
 
Fig 4 The proposed transconductor circuit. 
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The transconductor circuit is shown in Fig 4. The idea is to create a circuit structure with 
minimum number of internal nodes so that the circuit structure is suitable for high 
frequency operation. In addition, the circuit should have a high common mode input 
rejection. The circuit structure in Fig 4 is reflection symmetric about the SS’ line. When 
the differential mode input Vid  = 0 with only the common mode input Vcm is applied, the 
input does not change the circuit symmetry. If all current mirrors are ideal with unity 
current reflection, it is clear from Fig 4 that the output current Iout+ = Iout- = 0. The circuit 
inherently has a good common mode rejection. Actually, checking the input at transistors 
M2 and M3, when Vcm is increased, the increased current through M2 compensates the 
decreased current through M3 and therefore their current summation, I1 changes little. 
However, if the differential mode input Vid is increased, both currents through M2 and M3 
increase and therefore their sum I1 changes significantly. On the other hand, the 
differential mode input Vid destroys the symmetry of the circuit about the SS’ line and 
leads to the current sum I2 also changes significantly in the opposite sign of I1. Therefore 
Iout+ = - Iout- , and the output current Iout = Iout+ -  Iout- is increased. 
Detailed analysis shows that Iout changes almost linearly with Vid with a transconductance 
coefficient almost independent of Vcm within a certain range. This is analyzed as follows 
where the long channel CMOS device I-V equations for the saturation mode operation are 
used [9] as a first approximation:  
For nMOS transistors: 
2)( tngsnds VVKI -=               (1.6) 













              (1.7) 
and for pMOS transistors: 













              (1.9) 
where Vtn and Vtp are the absolute value of the nMOS and pMOS transistor threshold 
voltages respectively. Adjusting the W/L ratio of the nMOS and pMOS transistors to fit 

















           (1.10) 
or pnnp WW mm=              (1.11) 
Re-writing (1.6) (1.8) using normalized drain current: 
( )isdi KII =                (1.12) 
For drain current of M1, we have: 
( )211 tpdd VVVI --=               (1.13) 

























VI        (1.14) 
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for the drain current of M4, we have: 
( )221 tnss VVVI --=               (1.15) 
Similarly for M5, M6, M7 and M8, we have: 





















VI        (1.17) 
( )242 tnss VVVI --=               (1.18) 




2 (2 4 2 )( 2 4 2 )
2
tp tn ss dd id
cm id tn ss cm id tp dd
V V V V V
I V V V V V V V V
- - - + ± -æ ö
ç ÷= × ± - - - ± - +ç ÷ç ÷è ø
     (1.19) 
Each current mirror in Fig 4 has a pair of identical transistors. We can easily obtain:  
21 IIII outout -=-= -+              (1.20) 
and: ( )212 IIIII outoutout -=-= -+           (1.21) 
giving 0.35µm CMOS technology typical values to Vtn and Vtp and substituting VVdd 3= , 
VVss 0=  into (1.19) (1.20), we obtain the following Taylor expansion of Iout: 
)( 53 idididout VOVBVAI +×+×=            (1.22) 
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Fig 5 A in (1.22) is almost constant versus Vcm for Vcm from 1.2V to 1.5V. B in (1.22) is much 
smaller than A (less than 0.1) in this Vcm range. Vcm-ground= (1.2+1.5)/2=1.35V is designated as 
“common mode ground voltage”.  
 
Fig 6 I1, I2 and Iout = 2(I1-I2) versus Vid (Vcm =Vcm-ground). 
Both A and B in (1.22) are functions of Vcm as plotted in Fig 5 The analytical expressions  
of A and B in (1.22) can be found in the Appendix. As indicated in Fig 5, the 
transconductance value A is almost a constant within the Vcm range: 
1.2 1.5cmV V V< <               (1.23) 
A 
B 
Iout = 2(I1-I2) 
I2 I1 
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and B is very close to 0 in this range. From (1.23), we designate (1.2+1.5)/2 =1.35V as the 
“common mode ground voltage” Vcm-ground. In the system design, a common mode 
feedback control is used to force the output common mode voltage approaching 1.35V.  
In the above analysis, all MOS transistors in Fig 4 operate in the saturation region and 
strong inversion. The following conditions must be satisfied by the input MOS transistors 
M2, M3 and M6, M7: 
for M2 : 
( ) ( ) tntpddintntnss VVVVVVV +-££++ +          (1.24) 
VVV in 85.294.0 ££\ +              (1.25) 
for M3 : 
( ) ( ) tptpddintptnss VVVVVVV --££-+ -           (1.26) 
VVV in 77.115.0 ££-\ -              (1.27) 
similarly, for M6 and M7 : 
VVV in 77.115.0 ££- + , VVV in 85.294.0 ££ -         (1.28) 
combining (1.25)-(1.28), we obtain :  
VVV in 77.194.0 ££ ±              (1.29) 
(1.29) is another constraint condition for the input signal. Since Vcm-ground  = 1.35V is 
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almost at the middle of the range defined in (1.29), when the common mode voltage is at 
Vcm-ground, the differential mode input will have a maximum AC input range. Fig 6 is the 
plot for (1.19)-(1.21) which shows an almost linear output current Iout versus the input 
differential voltage Vid while the input common mode voltage is kept on groundcmV - . In the 
system design, a common mode feedback control is used to force the common mode 
voltage Vcm approaching 1.35V.  
Although the above analysis based on (1.6) (1.8) neglected the following effects: the finite 
output impedance [9], body effect of input nMOS’s [9] and short channel effects [10], the 
overall specification is predicted fairly well compared with more accurate Cadence 
simulation result shown in Fig 7. 
 
Fig 7 Simulation result of the proposed transconductor using 0.35µm BSIM3v3 model 
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1.3.3. Small Signal AC Analysis of the Transconductor 
In the AC analysis of the transconductor circuit, the following approximations are used: 
The small signal equivalent circuits as shown in Fig 8 are used for all MOS transistors. 
Using the same scaling factor to characterize the parasitic capacitances of nMOS and 
pMOS transistors. Or Ci =ai W. W is the channel width (while the channel lengths of all 
transistors are the same). The index i specifies Cgs, or Cgd or Cds. Therefore, according to 
(1.11), Cgs (or Cgd, Cds) of pMOS transistor is 3»pn mm  times as that of nMOS 
transistor. 
According to (1.6) (1.8), the transconductance of the transistor is LIWKG dsm ××= 2 . 
When the common mode input voltage is at Vcm-ground, the currents through M2 and M3 
(M6 and M7) are nearly equal and are half of the current through M1 (or M4), so the Gm of 
M2 and M3 (M6 and M7) is 21  times the Gm of M1 and M4 (M5 and M8).  
For nMOS transistors and pMOS transistors, the output resistance is DSsatE ILVR = [9] 
and it roughly neglects the difference of Early voltage per unit-channel length VE between 
the nMOS and pMOS transistors. This approximation is very crude. However, the effect 
of R in the frequency response is almost negligible as is explained in the appendix, so the 
approximation is acceptable and will simplify the analytic equations. 
The output voltage is clamped to a constant voltage level when simulating the V-I 
response. In other word, it is grounded during the small signal analysis. Otherwise the 
output node will introduce more poles or zeros depending on the load condition and cause 
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Fig 8 nMOS and pMOS transistors small signal equivalent circuits. 





































































Fig 9 Small signal equivalent circuit of the proposed transconductor cell. 
Using Kirchoff’s Current Law (KCL): 
At node V1 : 
( ) ( ) ( )
( ) ( ) ( ) ( )
1
1 1 1 _ 1 1 _
1 2






ds gs m gd in n gs in n
m
ds in p in p gd
GV
V s C + C V G VsC V V sC V V
R
V V G
V V s C V V V V sC  = 
R
- × - - - + - - -
-
- - - × - - - -
 (1.30) 
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At node V2 : 
( ) ( ) ( ) ( )
( ) ( )
1 2
_ 2 _ 2 1 2 1 _
2





in p gs in p ds in n
in n gd gd ds gs m
G GV V
V V sC V V V V s C V V
R
V
V V s C V sC V s C + C V G  = 
R
-
- + - + - × + + -
+ - × - - - -
 (1.31) 























=       (1.32) 
the expression for parameters aij and bij can be found in the Appendix B. Since the gm-Cell 













         (1.33) 
the output current: 
( )mgdmgdoutoutoutout GVsC+VGVsCVIIII 441122 --×==-= +-+ (1.34) 
( )( )( )







321           (1.35) 
substituting the typical values of the following parameters into (1.35): 
FCgd
15102 -´= , FCgs
151011 -´= , FCds
181018 -´= , 
VAGm
610400 -´= , W´=
310180R           (1.36) 
after some approximation and simplification, we obtain the expression of the two poles 
















On the other hand, the zeros can be derided by solving the following equations: 
( )
[ ] [ ]{ }






26.14 7 17.73 1 9
0.62 3.24 17 7.83 1.34
2 1 0
gd gd gs gs gd
m gd gs m gd m gs
m gs m gd m
m m
RC C C C C s
G R C C G R C G RC s
G R C G R C G s
G G R
+ - +
+ + - - +
é ù- - + - -ë û
- =
    (1.38) 
Thus, we obtain: 




1 108.1 ,1049.0 ´-»´-» pp            (1.40) 
10 10 10
1 2 30.50 10 ,   4.5 10 ,  9.1 10z z z» - ´ » - ´ » ´        (1.41) 
and their relationship: 
32211 zzpzp <<<@              (1.42) 
here pole 1p  and zero 1z  is very closed together and can roughly be cancelled each 














100.4       (1.43) 
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The Bode plot of transfer function in (1.43) is shown in Fig 10 It shows a large -3dB 
bandwidth of 2.9GHz ( GHz9.22108.1 10 »´ p ). It is in good agreement with the 









































Fig 10 Bode plot of Iout versus frequency using (1.43). It exhibits only one pole and two zeros in the 
whole frequency range. 
1.3.4. Output Common Mode DC Level Stability 
The output common voltage in Fig 4 may not be at the desired level Vcm-ground and is 
sensitive to process variations. Therefore, an auxiliary circuit is used to control the output 
common mode dc level as shown in the right half circuit of Fig 11. 
The circuit consists of N1-N4, N1”, N8” is a copy of half of the transconductor circuit 
M1-M4, M1”, M8”. N5-N9 is an auxiliary differential  amplifier with the input of N8 
connected to the desired common mode voltage Vcm-ground and the input of N7 
connected to the output Vsample (the drain of N1” and N8”). N10 is parallel to N8” and is 
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controlled by the output Vo of  the auxiliary amplifier which creates a negative feedback  
ensuring Vsample equals to Vcm-ground. M11, M12 are the replica of N10 and are 
parallel to M8” and M4” respectively. This ensures that the output Vo+ and Vo - equal to 
Vcm-ground while the input of the transconductor is also set to Vcm-ground. One of the 
merits of this auxiliary circuit is that it does not introduce any additional internal node 
into the signal path, and thus will not affect the frequency response of the transconductor. 
On the other hand, this output dc vo ltage control scheme is not sensitive to the device 
parameter variation as has been verified by the SpectreS simulation.  
 
Fig 11 A complete schematic of the proposed transconductor. W/L (M1, M1”, M5, M5”, M3, M6, N1, 
N1”, N3) = 34.7µm/0.3µm; W/L (M2, M4, M7, M8, M11, M12, M4”, M8”, N2, N4, N10, N8”) = 
10µm/0.3µm. 
1.3.5. SpectreS Simulation Results 
The following are the simulation results using SpectreS BSIM3v3 model with the device 
parameters using 0.35µm CMOS technology. The extracted device parameters are around 
the same as in (1.36). 
Fig 12 shows the simulation of Iout versus Vid. The linear V-I conversion characteristic 
highlights the validity of the theoretical analysis. The transconductance can be tuned by 
means of the power supply voltage Vdd. Though it’s not easy for implementation, this 
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tuning method is applied by some designs [5][8]. 
 
Fig 12 SpectreS simulation of Iout, versus Vid of the transconductor. The gm can be tuned by 
changing the power supply. 
The frequency response of the gm-Cell is shown in Fig 13. A -3dB bandwidth of more 
than 1GHz is obtained because of the simplicity of the circuit structure, and it is in good 
agreement with the analytical result obtained in Fig 10. 
 
Fig 13 Frequency response of the gm-Cell. 
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Most of the previous analyses are based on the premise that the nMOS and pMOS are 
matched by (1.10). Since the ratio kn/kp of the transconductance parameters for nMOS(kn) 
and pMOS (kp) can vary within a range larger than 10% [12], an inspection of the 
performance of the proposed gm-Cell due to nMOS and pMOS mismatch is given. In Fig 
14, the channel width of pMOSs (Wp) in the gm-Cell changes from 30µm to 40µm, 
which represents the variation of parameter values during process. If the pMOS is 
designed with a 34.7µm channel width, the THD of the gm-Cell will be at its best value – 
less than –70dB (0.032%). If a tolerance of ±10% is introduced (20% variation, Wp varies 
from 31.3µm to 38.1µm), Fig 14 indicates that even in this worse case, the THD can be 
achieved less than –48dB (0.4%). Normally, if the variation range is narrow to ±5%, the 
THD will be less than –54dB. 
 
Fig 14 Change of THD of the transconductor circuit, when channel width of pMOSs (Wp) in the 
gm-Cell is changing while the channel width of nMOS (Wn) is a constant of 10µm, which represents 
the mismatch of parameters during process. 
The achieved specification of the transconductor is listed in Table 2: 
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Supply voltage Vdd and Vss 3V and 0V 
Linear input voltage range - 0.9V<Vid<0.9V 
THD(Vid=0.8 Vp-p,@10MHz, Vcm=1.35V) - 54dB 
- 3dB Bandwidth >1GHz 
CMOS Technology 0.35mm 
Power consumption <0.8mW 
Table 2 Specification of the transconductor. 
1.3.6. Gm-C Filter Application 
Fig 15 is an active implementation of 3rd order elliptic low-pass filter using the proposed 
transconductor. This filter is derived from a passive ladder filter since ladder filters have 
good sensitivity and dynamic range properties. The normalized passive prototype filter 
[11] is given in Fig 16. Using the gyrator approach, both resistors and inductors are 
replaced by the proposed transconductor element. The simulation result together with the 
theoretical frequency response of this kind of filter is shown in Fig 17. A cutoff frequency 




Fig 15 3rd order elliptic low pass filter using the proposed transconductor. gm=750µA/V, 
C1=C3=6.56pF, C2=400fF, C=1.38pF. 











Ideal (Using ideal gm-Cell with infinitely bandwidth )
Vout (Using the proposed gm-Cell)
 
Fig 17 Simulation result of the filter. A cutoff frequency of 150MHz is obtained. 
1.3.7. Conclusion 
A new high frequency low voltage transconductor circuit which is suitable for VHF gm-C 
filter application is proposed. The transconductor inherently has a good common mode 
rejection ability and very high cutoff frequency. Using 0.35 m CMOS technology with ?
3V power supply, the transconductor has a ±0.9V linear differential input range with a 
─54dB total harmonic distortion (THD) and greater than 1GHz bandwidth. The 
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transconductor used in a 3rd order elliptic low-pass gm-C filter with a cutoff frequency of 
150MHz is also demonstrated. 
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2. PROJECT II: CMOS FULLY INTEGRATED LNA 
DESIGN [3] 
2.1. Introduction 
The area of radio frequency (RF) circuit design is currently driven in particular by the 
recent, and largely unanticipated, explosive growth in wireless telecommunications. The 
RF and wireless market has suddenly expanded to unimaginable dimensions. Devices 
such as pagers, cellular and cordless phones (as shown in Fig 18 [13]), cable modems, and 
RF identification tags are rapidly penetrating all aspects of our lives, evolving from 
luxury items to indispensable tools. Semiconductor and system companies, small and 
large, analog and digital, have seen the statistics and are striving to capture their own 































Fig 18 RF section of a cell phone. 
The first stage of a receiver is typically a low-noise amplifier (LNA), whose main 
function is to provide enough gain to overcome the noise of subsequent stages (such as a 
mixer). Aside from providing this gain while adding as little noise as possible, an LNA 
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should accommodate large signals without distortion, and frequently must also present 
specific impedance, such as 50O, to the input source. This last consideration is 
particularly important if a passive filter precedes the LNA, since the transfer 
characteristics of many filters are quite sensitive to the quality of the termination. 
The main purpose to design a LNA here is to: 
Gain a deeper insight into the RFIC design; 
Check the accuracy of the RF model of the components; 
After a long time of stress, analyze the degradation of the performance of a single 
transistor and the LNA. 
This LNA design, together with the reliability test structure in the following section, have 
been fabricated using CSM 0.18µm process. 
2.2. LNA Design 
2.2.1. Introduction: 
The first stage of a RF front-end is typically an LNA, whose main function is to provide 
enough gain to overcome the noise of subsequent stages. There are many LNA designs 
being published so far; most of them used the off-chip network [15] or bond wire inductor 
[18] to accomplish the matching. In this project, in order to provide a deeper 
understanding to and facilitate the subsequent research in RFIC design, a fully integrated 
CMOS LNA without off-chip matching network is fabricated and analyzed. The target 
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specification is listed in Table 3. 
Frequency 2.4 GHz 
Power supply 1.0 V 
Power Dissipation < 20.0 mW 
NF (dB) < 5 dB 
VSWR < 1.5 
Forward Gain ≈ 20.0 dB 
















Fig 19 LNA Diagram. 
The proposed LNA diagram is shown in Fig 19. We have used extracted RF models for all 
the components to achieve a “first silicon success”. The main difficulty arises from the 
limited number of spiral inductors for which the extracted models are available. This puts 
a premium on the careful choice of the induc tor to be used. The situation however eases 
out somewhat with the help of MIM capacitors as the lumped component values of the 
MIM capacitor RF models are observed to scale with the capacitance value.  
2.2.2. Noise Figure Optimization: 
For the two stage LNA structure, the input MOSFET of the first stage is the main noise 
contributor [14] (please refer to the appendices) and its size needs to be optimally chosen 
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based on noise considerations. 
The input matching network is shown in Fig 20 (a) and is simplified into (b) under the 
assumption that Cg is chosen small enough to avoid the large amount input signal shunt to 
ground, thus the difference from RS to Req or from Lg to Leq is not significant. This leads to 
the conclusion that the optimum size of M1 in Fig 20 (b) will not vary much from that of 











(a) (b)  
Fig 20 Simplified input structure. 
The noise factor of the simplified input structure of Fig 20 (b) is shown in equation (2.1), 
its detail expression can be found in [15], where PD is the power dissipation of the input 
stage; g is the channel thermal noise coefficient, vsat and esat are the carrier saturation 
velocity and electrical field respectively. We can find W, the channel width of M1, as a 
function of r  and PD as shown in (2.2). If we solve r as an expression of W and PD (2.3) 
and substitute it into (2.1), the noise factor can be expressed in (2.4) as a function of W 
and PD. The curves of NF versus W under some fixed PD are shown in Fig 21. By using 
powerful mathematical software, the complicated derivation of the detail expression of 
(2.4) is avoided. Parameter values used in (2.4) can be found in the Appendix. 
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It is clear from Fig 21 that for every given PD, there is a corresponding optimum value of 
W which yields the minimum noise figure. In this LNA design, PD is specified as 4.5mW 
(the solid line) and the optimum value of W is around 250mm. The selection of W is a 
trade-off between the available RF models and the optimum noise figure, thus W of 
150µm is chosen for which the extracted RF models were available. In this W range, the 
noise figure does not deteriorate significantly. . 
 












Fig 22 LNA input stage. 
The cascode device M0 “shields” M1 from signal variations at its drain and greatly 
reduces |S12|, thus the LNA can be treated approximately as a unilateral design (|S12|»0) 
[17]. In this way M0 reduces the interaction of the tuned output with the tuned input 
which facilitates the matching task. Channel width of M0 is simply chosen the same size 
as M1, 150µm, to provide the 4.5mW power dissipation for the input stage. 
2.2.3. Input matching: 
The input matching network is shown in Fig 22. Lg, LS and M1 construct a source 
degeneration stage [16], without Cg, the input impedance is: 
1 m
in g s s
gs gs
g
Z sL sL L
sC C
é ù
= + + +ê ú
ê úë û
           (2.5) 
LS is chosen to make the real part of Zin to match the signal source resistance and Lg gets 
rid of the imaginary part of Zin. But that’s not always true while LS and Lg can not be tuned 
continuously. In this case, capacitor Cg is connected between the gate of M1 and ground 
to give another order of freedom of tuning Zin as shown in the approximated expression of 
(2.6). Note that if Cg is small enough to be neglected, Zin in (2.6) will shrink back to the 
expression (2.5). 
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2.2.4. Linearity consideration: 
One of the advantages of two stage amplifier is that it separates the optimization tasks of 
noise, linearity performance and input, output matching while, for single stage LNA, they 
need to be considered simultaneously. In a cascade structure, IP3 of the last stage is the 
prominent factor of the total IP3 [13][14] (see appendices), thus M2 contributes more to 
the LNA linearity than M1. IIP3 of M2 can be written as [19]: 









=           (2.7) 
where q  is the normal field mobility degradation factor. (2.7) shows that IIP3 of the 
second stage can be enhanced by increasing Vgs2, for this reason the gate of M2 is 
connected to Vdd through Ld1 to give Vgs2 the maximum value. However, that increases the 
power dissipation as well; channel width of M2 needs to be reduced to compensate this 
problem. Fortunately, reducing the channel width of M2 will not affect the linearity 
significantly, thus a small device with relatively high Vgs is the way we use here to 
improve linearity of the LNA [14]. 
2.2.5. Output matching: 
Making output matching is more complicated than the input one because the output 
impedance is very sensitive to the component values. Ld1 is the load inductor of the first 
  31 
stage, however it affects the output impedance significantly. As shown in the setup in Fig 
23, Ro is the output resistance looking into the drain of M2. If the value of Ld1 is chosen 
improperly, Ro will become negative at the desired resonant frequency and thus 
introduces the instable factor: |S22|>1. We can get a more intuitive view from the 
simulation result in Fig 24. At the frequency of 2.4GHz, if Ld1 is given a value of 4nH, Ro 
































Fig 24 Simulation result of Ro vs. Freq. 
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To further investigate how Ld1 affects Ro, the small signal analysis of Fig 23 is provided 
here. The circuit in Fig 23 is simplified to the equivalent circuit in Fig 25. Note that the 
effect of the input stage (including M0, M1, Lg, Ls and Cg) is neglected for simplicity 








Fig 25 M2 & Ld1. 
 
Fig 26 Ro vs. Freq. 
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where ( )1 11 2 d gd gs gd m of L C C C g rpº + + , ( )2 11 2 d gd gsf L C Cpº + , 3 11 2 d gsf L Cpº  
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f3 is eliminated by f4 in the frequency range we are considering since f4 is much higher 
than 2.4GHz. The frequency axes can be divided by f1 and f2 into three regions: A, B and 
C. B is the undesired region as mentioned before: the negative Ro region. Thus Ld1 needs 
to be properly chosen to shift region B to the left side or right side to drop the resonant 
frequency (2.4GHz) into region A or C. If region A is chosen, Ld1 should be given a small 
value (around 1nH according to Fig 24 in this particular design) to ensure f1>2.4GHz, that 
will largely reduce the forward power gain. Thus region C {f > f2} is chosen, which 
requires a relatively large Ld1 to ensure that Ro is positive at 2.4GHz (2.4GHz > f2). Note 
that this is a case-by-case study, in a different process or a different setup of component 
values, maybe region A is a good option. Again, changing Ld1 will not change the input 
matching much due to the isolation created by M0 and its effect can be minimized by 
finely tuning Cg in the later optimization step. 
As illustrated in Fig 27, after Ld1 is decided, the output impedance is located at point 1. If 
Ld2 can be continuously tuned, ideally Ld2 can be given a value that delivers the output 
impedance Zout from point 1 to 3, which is the intersection of the line of Ld2 and 50W  
circle. In this case, the shunt capacitor, CL, is not necessary for output matching. However, 
the turns of the spiral inductor is discrete thus Ld2 should be given a slightly SMALLER 
value to make room for CL to tune the point 2 back to 3. But a TOO SMALL Ld2 will greatly 
enlarge CL. That causes a problem which makes Ld2 becomes a sensitive component for 
output impedance: the oscillation frequency shown in (2.9) comes close to the resonant 
frequency (2.4GHz). This problem was overlooked in this LNA design and the effect will 
be shown in the experimental result later. CO, the last component undecided, is used to 
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compensate the imaginary part of the output impedance and isolate the DC path between 










= »           (2.9) 
 
Fig 27 Ld2 selection. 
 
Fig 28 LNA micrograph . 
2.3. Experimental Result: 
The micrograph of the LNA is shown in Fig 28. This IC is implemented in a 0.18µm six 
metal process. The chip area is mainly occupied by the four spiral inductor Lg, LS, Ld1 and 
Ld2, whose inductance are 13.2nH, 2.6nH, 8.3nH and 1.6nH respectively at 2.4GHz. 
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Capacitances of the three MIM capacitors Cg, CL and CO are 50fF, 1.9pF and 0.9pF. 
Channel lengths of all transistors are 0.18µm. S-parameters measurement results are 
shown in Fig 29. Marker 1 is positioned at 2.4GHz, the desired resonant frequency. Input 
and output matching are quite good: S11 is -16.8dB while S22 is -10.2dB. The forward 
gain (S21) is 23dB and it has a value of more than 20dB from 2.2 to 3.4GHz. The reverse 
isolation (S12) is less than -50dB at 2.4GHz. A problem occurs as we pay attention to the 
marker 3. There is an abnormal behavior around 2.8GHz. This is the oscillation caused by 
CL and Ld2 that is explained in section 2. Fig 30 shows that noise figure almost reaches its 
lowest value, 3.8dB, at 2.4GHz. This measurement result differs from the theoretical 
value of around 2.1dB in Fig 21, which implies that, if we want a more precise prediction, 
we need to take into account the noise contribution from the other two NMOS, M0 and 
M3 and the four spiral inductors whose quality factors are not high enough. Two tones IP3 
test (2.4 and 2.41GHz) shows that the IIP3 of this LNA is about -9dBm. All the 
measurement results are listed in Table 4 and the summary component parameters of the 
LNA is listed in Table 5. 
2.4. Measurement experience: 
1. Using the Agilent 8753ES S-Parameter Network Analyzer: 
a. Control Panel: “Avg” à IF Bandwidth: change from 3700Hz to 1000Hz; 
b. Frequency range: default range 30kHz – 6GHz, I usually change it to 1GHz – 5GHz. It 
seems that the NWA is not so accurate at the lower and upper end of the frequency range. 
c. Choose a proper POWER level: default 0dB. I think the default level is too high for 
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LNA measurement. 
d. Number of point: default 201 points. The larger number you choose, the longer time it 
will take to measure. But the 8753ES is quite fast, a number of 801 will not take a very 
long time, however it is not true when you use the ICCAP to do a optimization. 
2. Using the probe station: 
a. The old probes are purchased from Cascade Com. Their probe tips are too soft  and are 
not very good for testing pads made by Aluminum. Please use the probes made by GGB 
Industries INC. There are two kinds of GGB probes available in our Lab so far: 
P-10-5916-C (GSG DC probe for power supply) and 40A-GSG-100-C (GSG RF probe 
for the frequency range from 0.08GHz to 40GHz). 
b. Be very careful when using the probes, they are very fragile. DO NOT move the probe 
station when the probes are installed. 
3. Calibration: 
a. A meticulous calibration will greatly improve the accuracy of the measurement result.  
b. Before test, doing several times of calibration are recommended. Compare the stability 
measurement result in the Calibration Kit to find out which calibration set is more 
reliable. 
2.5. Conclusion 
The two stages 0.18µm fully integrated CMOS LNA with the input and output matching 
network is demonstrated here together with its detail analysis and design procedures. We 
can see that, the performance of the amplifier is sensitive to the component values 
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Frequency 2.4 GHz S11 -16.8 dB (VSWR≈1.35) 
Power supply 1.0 V S12 -51.7 dB 
Power Dissipation 13.0 mW S21 23.0 dB 
(First Stage) 4.5 mW S22 -10.2 dB (VSWR≈1.9) 
NF (dB) 3.8 dB 
 
IIP3 -9.1 dBm 
Table 4 LNA performance summary. 
 
Channel length of all transistor 0.18µm 
Channel width of M0 and M1 150µm (30 fingers) 






















Fig 29 S-parameters of the LNA. 
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Frequency [Hz]  
Fig 30 Noise Figure. 
 




















Source Power [dBm]  
Fig 31 Two tone test. 
  40 
PUBLICATIONS 
Journal: 
[1] Luo Zhenying, M.F. Li, Yong Lian and S.C.Rustagi, "New Low Voltage CMOS 
Transconductor for VHF Filtering Applications" Analog Integrated Circuits and 
Signal Processing. 37, 233–242, 2003. 
 
Conference: 
[2] Luo Zhenying, M.F. Li, Yong Lian and S.C.Rustagi, "MOS Transconductor 
Design for VHF Filtering Applications" Circuits and Systems, 2003. ISCAS '03, 
Volume: 1 Page(s): 517 -520 
[3] Luo Zhenying, S.C.Rustagi, M.F. Li and Yong Lian, "A 1V, 2.4GHz Fully 
Integrated LNA using 0.18µm CMOS Technology" ASICON2003, Page 1062 - 
1065. 
  41 
REFERENCE 
[4] Y P TSIVIDIS: Integrated Continuous-Time Filter Design -- An Overview, IEEE 
Journal of Solid State Circuit, Vol 29, No 3 March 1994 
[5] B. Nauta, “A CMOS Transconductance-C Filter Technique for very High 
Frequencies”. IEEE Journal of Solid-State Circuits, vol. 27, no. 2, pp.142-153, 
1992 
[6] S.Szczepanski, “A linear fully balanced CMOS OTA for VHF filtering 
applications”, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, VOL. 
44, NO. 3 March 1997 
[7] Ali ASSI, Mohamad SAWAN and Rabin RAUT, “A New CMOS Tunable 
Transconductor Dedicated to VHF Continuous-Time Filters”. VLSI, 1997. 
Proceedings. Seventh Great Lakes Symposium, 1997 pp. 143-148 
[8] Stanislaw Szczepanski, Jacek Jakusz, Rolf Schaumann, “A Linear Fully Balanced 
CMOS OTA for VHF Filtering Applications”, IEEE Transactions on Circuits and 
System, vol.44, no. 3, pp.174-187, 1997 
[9] Kenneth R.Laker and Willy M.C. Sansen, “Design of Analog Integrated Circuits 
and Systems”, McGraw-Hill, New York, 1994. 
[10] Ping K.Ko, “Approaches to Scaling”, in VLSI Electronics Microstructure Science, 
vol. 18, Advanced MOS Device Physics, eds: N.G.Einspruch and G.Sh. Gildenblat, 
Academic Press, San Diego, 1989, p.1. 
[11] Jaime E.Kardontchik “Introduction to the design of transconductor-capacitor 
filters”, Kluwer academic publishers. 
[12] S. Koziel and S. Szczepanski, “Design of Highly Linear Tunable CMOS OTA for 
Continuous-Time Filteres”, IEEE Trans. Circuits and Systems-II, Vol.49, No.2, 
pp.110-122, Feb.2002.s 
[13] Behzad Razavi, “RF Microelectronics”, Prentice Hall PTR. 
[14] Piliae Park, Cheon Soo Kim, “Linearity, Noise optimization for Two Stage RF 
CMOS LNA”, IEEE Catalogue No. 01CH37239. 
  42 
[15] Derek K. Shaeffer, Thomas H. Lee, “A 1.5-V, 1.5-GHz CMOS Low Noise 
Amplifier”, IEEE Journal of Solid-State Circuits, Vol. 32, No. 5, MAY 1997. 
[16] Thomas H. Lee, “The Design of CMOS Radio-Frequency Integrated Circuits”, 
Cambridge, New York: Cambridge Univ. Press, 1998. 
[17] Reinhold Ludwig, Pavel Bretchko, “RF Circuit Design”, Prentice Hall. 
[18] P. Leroux, “A 0.8-dB NF ESD-Protected 9-mW CMOS LNA Operating at 
1.23GHz”, IEEE Journal of Solid-State Circuits, Vol. 37, No. 6, June 2002. 
[19] Wei GUO, “The Noise and Linearity Optimization for A 1.9-GHz CMOS Low 
Noise Amplifier”, IEEE Asia-Pacific Conference, 2002. 
[20] A. van der Ziel, Noise in Solid State Devices and Circuits. New York: Wiley, 
1986. 
[21] R.P. Jindal, “Noise associated with distributed resistance of MOSFET gate 
structures in integrated circuits”, IEEE Trans. Electron Devices, vol. ED-31, pp. 
1505-1509, Oct. 1984. 
[22] N. G. Einspruch, Ed., VLSI Electronics: Microstructure Science. New York: 
Academic, 1989, vol. 18, ch. 1, pp.15. 
[23] B. Razavi, “Impact of distributed gate resistance on the performance of MOS 
devices”, IEEE Trans, Circuits Syst. I, vol. 41, pp. 750-754, Nov. 1994. 
  43 
APPENDICES 
A. Calculation of the coefficients A and B of Iout in 
(1.22) 




2 (2 4 2 )( 2 4 2 )
2
tp tn ss dd id
cm id tn ss cm id tp dd
V V V V V
I V V V V V V V V
- - - + ± -æ ö
ç ÷= × ± - - - ± - +ç ÷ç ÷è ø
     (2.10)
 
( ) )(2 5321 idididout VOVBVAIII +×+×=-=         (2.11) 
substituting the following values to the parameters: 
VVtn 466.0= , VVtp 617.0= , VVdd 3= , VVss 0= . 
and let: 
( )( )10 9 5 9cm cmt V V= - - - and 35.1-= cmVs . 
We can derive the following results: 













» -                (2.13) 
B. Detail expression of aij and bij in (1.32) and (1.33) 
From the typical parameter value shown in (1.36), we make the following two 
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approximations: 
1721018010400 36 >>=´´´= -RGm ; 
gdgsds CCC  and << , so that Cds is neglected all the time during the approximation while 
comparing to Cgs or Cgd. 











×=           (2.14) 
RGa m
2
01 4.1»                (2.15) 
( ) RGCCa mgsgd 7.81.611 +»             (2.16) 
( )RCCCCa gsgdgsgd 2221 994 ++-»           (2.17) 
22
01 4.2 RGb m»                (2.18) 
( ) 211 5.207.13 RGCCb mgsgd +»            (2.19) 
( ) 22221 274816 RCCCCb gsgdgsgd ++»           (2.20) 













       (2.21) 
RGa m
2
02 4.1»                (2.22) 
( ) RGCCa mgsgd 3.122.112 +»             (2.23) 
( )RCCCCa gsgdgsgd 2222 92312 +--»           (2.24) 
22
02 4.2 RGb m»                (2.25) 
( ) 212 5.207.13 RGCCb mgsgd +»            (2.26) 
( ) 22222 274816 RCCCCb gsgdgsgd ++»           (2.27) 
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C. LNA input stage NF & Fixed PD NF optimization: 
There are several noise sources in the LNA input stage: 
The main noise contributors: drain and gate current noise idn, ign [20]; 
Signal source (Rs), distributed gate resistant (Rg) [21]; 
Losses of Lg and Cg which are neglected here. 
In the following, the calculation of output noise density of the LNA input stage produced 
by these noise sources are given one by one, and the noise factor is derived finally. 
Calculation of the noise from Rg: 
Under assumption B. The LNA input stage is simplified From Fig 32 (a) into (b). vnRg is 























w =               (2.28) 
? T is constant while channel width of M1 (W) changes. 
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Applying KCL at Vg: ( ) ( ) sg s m gs
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Noise power density from Rg: 
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[23]               (2.39) 
In (2.39): 1/12: Gate finger is contacted at both ends; n: number of fingers; R : Gate sheet 
resistance per square. 
Calculation of the relationship between iodn and idn: 
In Fig 33, idn is the drain current noise, one of the main noise contributor. iodn is the output 











Fig 33 Illustration of drain current noise contribution of M1. 
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gs m odn dnV g i i= -                (2.42) 
From (2.28)(2.31)(2.40)--(2.42): 






s m gs T s
eqgs s eq eq
i i
i
L g C L










               (2.44) 
The drain current noise power spectral density is: 2 04dn di kT gg=    (2.45) 
For simplicity, we ignore the difference between 2dni  and 
2
dni fD . 
Calculation of the relationship between iogn and ign: 
In Fig 34, ign is the gate current noise. It’s another main noise contributor. iogn is the output 












Fig 34 Illustration of gate current noise contribution of M1. 
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KCL at Vs: sgs gs gn ogn
s
V
V sC i i
sL
- + + =           (2.47) 
and ogn m gsi g V=                (2.48) 
From (2.46)--(2.48)(2.28)(2.31) 
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Defining: 
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The gate current noise power spectral density is:  











=                (2.53) 
Calculation of combined effect of drain noise and gate noise to 
the output noise current: (a) correlated and (b) uncorrelated 
portion. 











              (2.54) 
Define: gn dni A i Z= × +              (2.55) 
Where (A ×idn) is correlated to ign while Z is the uncorrelated portion [20]. 
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Thus: 2 2 2 2gn dni A i Z= × +              (2.56) 
( )2 22 2 2 1gn gn gni i c i c= + -              (2.57) 
where 
22
gni c  is correlated with 
2
dni  and ( )22 1gni c-  is the uncorrelated portion. 
From (2.56)(2.57):  
( )2 22 2 2 2 2 and  1dn gn gnA i i c Z i c× = = -           (2.58) 
Repeat (2.45)(2.52):  
2 2
04  and 4gn g dn di kT g i kT gd g= =            (2.59) 
and (2.53) ( ) ( )2 2 05g gs dg C gw=           (2.60) 
Define: 0m dg ga º               (2.61) 











= =             (2.62) 





o n i i odn ogn L
ii
i i i j Q
w
w
= + = + - +
Y Y
         (2.63) 
From (2.55)(2.63):  









= + - + × +ê úY ë û
        (2.64) 
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Separate the correlated and uncorrelated parts of ion: 










= - + + × + - +ê úY Yë û
     (2.65) 
Combined effect of drain noise and gate noise to output noise ion,ign,idn: 
( ) ( )
2 22 2
22
, , 0 , , 2 2
0 0
1
gn dn gn dn
dnT T
a i i o n i i L L
i Z





= = - + + × + - +ç ÷Y Yè ø
  (2.66) 






C A j Q
w
w
= - + + ×
Y
      (2.67) 












= - +ç ÷ Yè ø
             (2.68) 
 ( ), , 0gn dna i iS C Uw = +              (2.69) 
Correlated portion:  






1 dn dT TL
i kT g




é ùæ ö æ ö ×
ê ú= + + × ºç ÷ ç ÷ Y Yê úè ø è øë û








æ ö æ ö
= + +ç ÷ ç ÷
è ø è ø












= + +ç ÷
ç ÷
è ø
        (2.72) 
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Uncorrelated portion: 












= + -ç ÷ Yè ø














           (2.74) 
From (2.59)(2.73)(2.74)  















= - + º
Y Y
        (2.75) 








= - +            (2.76) 
Total contribution from ign and idn to ion,ign,idn 
Define: c k xº +               (2.77) 









= + + +           (2.78) 
From (2.69):  












            (2.79) 
Noise Factor of the input stage of the LNA: 
Noise comes from Req: 
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From (2.37)  
( ) ( )
2
2















         (2.80) 
Noise comes from Rg : 
Repeat (2.38) here:  
( ) ( )
2
2















         (2.81) 
Noise comes from ign and idn: 
Repeat (2.79) here:  












            (2.82) 
Noise Factor of the LNA input stage: 
( ) ( ) ( )
( )
, 0 , 0 , , 0
, 0
eq g gn dn
eq























= + + × ç ÷
è ø
           (2.84) 












= =            (2.85) 








=               (2.86) 










w a a w
æ ö
= = ç ÷
è ø
          (2.87) 
Substituting (2.78) and (2.87) into (2.84), the noise factor is: 
2 2 2








wg da da da
a w g g g
é ùæ ö æ ö
= + + + + +ê úç ÷ ç ÷
è øê úè ø ë û
    (2.88) 
Note that all of the terms are well defined in (2.88) except for g and d, which are both 
depend on drain bias in an unspecified fashion. It’s difficult to account properly for their 
contributions. To surmount this difficulty, we adopt the assumption that although each 
may be a function of bias, the ratio can be expected to show less variation because g and d 
will likely have similar dependence on bias, given their common progenitor [15]. 
For further simplification, the noise source of Rg can be neglected because: 
a. Sheet resistance R is very small in silicided CMOS process; 
b. The gate is given a structure to minimize Rg by means of increasing number of gates 
and connecting each finger at both ends. 
Terms definition for fixed power consumption (PD) 
optimization: 
In the following, we try to find out the optimum value of channel width of M1 to 
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minimize the noise factor of the input stage when power consumption is fixed.  














= [22]               (2.90) 
2
3gs ox
C C WL»                (2.91) 
0 0
   and   
ds
ds








           (2.92) 

























            (2.94) 
Another 2nd order I-V model: 
( )21 1
2ds eff ox od ds
W
I C V V
L
m l= +            (2.95) 
From (2.92)(2.95): 




m=               (2.96) 
Use r to express all variables: 
a expressed using r: 















              (2.97) 
Power consumption expressed using r: 
Power consumption: D dd dsP V I=            (2.98) 




3 2 1 1D ox dd sat sat gs eq




æ öæ ö= =ç ÷ç ÷ + +è øè ø












=              (2.100) 
QL expressed using r and PD: 













            (2.101) 
? T expressed using r: 















            (2.102) 
Noise Factor expressed using r and PD. Get rid of the a, QL and wT and neglect the 
contributions of distributed gate resistance (Rg) to the noise factor: 
From (2.88)(2.97)(2.101)(2.102):  







r= + [15]            (2.103) 
Where: ( )























æ ö+ +ç ÷
è ø
       (2.104) 
( ) ( ) ( )
2
6 2





æ ö= + + + +ç ÷
è ø
          (2.105) 





æ ö= + +ç ÷
è ø









æ ö= +ç ÷
è ø
             (2.107) 
Fixed Power Noise Figure vs. W of M1: 















» =      (2.108) 
thus 1( , )W Df W Pr
-=               (2.109) 
From (2.103)(2.109) ( )1 '0 01 ( , ), 1 ,
3 3W D D Dsat sat
L L
NF P f W P P P W P
v v
gw gw-é ù= + = +ë û  (2.110) 
The actual expression of (2.110) is very complicated. However, what we care about is the 
trend that W affects NF. The plot of NF versus W can be plotted using mathematics 
softwares like Matlab and Maple to avoid the tough derivation of expression (2.110). Fig 
35 shows the estimation plot of  fixed power Noise Figure vs. channel width of M1, 
using the parameter values in Table 6: 
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Fig 35 Fixed power Noise Figure Vs  Channel width of M1. 
D. Impedance of the LNA input stage: 


















Fig 36 Small signal equivalent circuit of the LNA input stage. 
Repeat (2.30) '
1




w= + +           (2.111) 




= +               (2.112) 
s jw=  (2.113) 
































- +ç ÷ç ÷
è ø= +
+ - +
        (2.114) 
Parameter values used in estimation around 2.4GHz: 








C C W WL fF
t
e
= ´ + »           (2.116) 













          (2.118) 
Please refer to Table 6 to find out the other parameter values. 





» ´             (2.119) 









w+ >>               (2.121) 
From (2.114)(2.121) 





















+ -ç ÷ç ÷
è ø» +
+ +
        (2.122) 
or 

















w w w w
w
w w
é ù+ - + +ë û» -
é ùæ ö
ê ú+ +ç ÷ç ÷ê úè øë û
  (2.123) 
Magnitude estimation 2: 
Under presumption (2.117): 
( )
2





+ > + =ç ÷ç ÷
è ø
             (2.124) 













+ >>ç ÷ç ÷
è ø
           (2.126) 
From (2.123)(2.126)  















w w w w
w
w













11 s m gs g sgs s m g
in g s
g gs g gs g gs g gs
L g C C LC L g C
Z j L j L j





» + + - +
+ + + +
 (2.128) 
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Magnitude estimation 3: 
From (2.115)--(2.117) 2 20 0 0.13 1g s gs sC L C Lw w<< » <        (2.129) 
Thus from (2.128)  
( )
( )
( ) ( )
2
2 2
1gs s m g m gs
in g s s
g gs g gs g gs g gs
C L g C g C
Z j L j L j L
C C j C C C C C C
w w w
w
» + + - +
+ + + +
 (2.130) 
or 
( ) ( )
( )
( ) ( )
2
2 2
1gs s m g m gs
in g s s
g gs g gs g gs g gs
C L g C g C
Z sL sL s L
C C s C C C C C C
» + + - +
+ + + +
 (2.131) 
E. The effect of Ld1 on the output resistance of M2 
(before Ld2, CL and Co are added into the LNA): 
 
Fig 37 Simplified equivalent circuit of M2 in LNA output stage. 































= =         (2.133) 
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d gd gs gd m oL C C C g r
w º
+ +
         (2.134) 
( )2 1
1
d gd gsL C C
w º
+









w =                 (2.137) 
' _//o oR R r=                (2.138) 














d gd gs gd m o
L C C
R r r





- + + -














gd gs gdgd d gs
L C C j
jB sL j
sC sC CC L C
w w w
ww w w w
- + --
= + = - = ×
- -
  (2.140) 
2 2








Z jB R j
B R B R
= = +
+ +
         (2.141) 
( )
( ) ( )
( ) ( ) ( )
2 2
2 2 1












w w w w
w w w w w w
é ù é ù- -ë û ë û= =
+ é ù é ù- + -ë û ë û
    (2.142) 
F. List of parameter values: 
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L or Leff 0.18E-6 ?[15] 2.5 
W 150E-6 |c|[15] 0.395 
? 0 15E9 meff 2.836E-2 
Ls 2.6E-9 vsat 8.165E4 
Req 50 eox 3.984E-11 




Table 6 Parameter values. 
G. Cascaded Stage Linearity: 
IIP3 Definition: 
The nonlinear system model: 














( ) ( ) ( ) ( )2 31 1 2 3y t a x t a x t a x t» + +            (2.144) 
( ) ( ) ( ) ( )2 32 1 1 2 1 3 1y t b y t b y t b y t» + +           (2.145) 
( ) ( ) ( ) ( )
( ) ( ) ( ) ( )
( ) ( ) ( ) ( )
2 3
2 1 1 2 3
22 3
2 1 2 3
32 3
3 1 2 3
            
            
y t x t x t x t
x t x t x t t
x t x t x t t
b a a a
b a a a
b a a a
é ù» + + +ë û
é ù+ + +ë û
é ù+ +ë û
        (2.146) 
( ) ( ) ( ) ( )3 32 1 1 3 1 1 2 2 1 32y t x t x ta b a b a a b a b» + + + +LL       (2.147) 
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1 1
3 3





a b a a b a b
=
+ +
          (2.148) 
3





a b a a b a b
a b
+ +




3 3,1 1 3,2
31 1
2IIP IIP IIPA A A
a b a
b
= + +            (2.150) 





Fig 38 Cascaded nonlinear stages. 
( ) ( ) ( ) ( )2 31 1 2 3y t a x t a x t a x t» + +            (2.151) 
( ) 1 2cos cosx t t tw w= +              (2.152) 
( )








1 3 1 2
2
1 3 1 2 1 2
2 1 2 2 1 2
2





4 9 cos cos
3 cos(2 - ) cos( - 2 )
4
2 cos2 cos2 4 cos( )




a a A t t
A
y t a A t t
a A t t a A t
a A t t
a A t t
w w
w w
w w w w
w w w w





ï ï+ +ï ï
ï ï
» + +í ý
ï ï+ + + +ï ï
ï ï+ + + +ï ï
ï ï+î þ
    (2.153) 
Filtered by the BPF1: 
( )
( ) ( )
[ ]
2
1 3 1 2
1 2
3 1 2 1 2
4 9 cos cos
4 3 cos(2 - ) cos( - 2 )
a a A t tA
y t
a A t t
w w
w w w w
ì ü+ +ï ï
» í ý
+ï ïî þ
       (2.154) 







1 2 1 2
cos cos
3
cos(2 - ) cos( - 2 )
4
Aa t t
y t a A
t t
w w






       (2.155) 









º                (2.156) 
( ) ( ) ( ) ( )2 32 1 1 2 1 3 1y t b y t b y t b y t» + +           (2.157) 







1 1a b A











1 22w w- 2 12w w-
( )31 334 b a A
{ ( )1 1 1 2cos cosa b A t tw w+
( )
( ) ( )
3
3
1 3 3 1
1 2 1 2
3
4
cos 2 cos 2
A a b a b
t tw w w w
+ ´
é ù- + -ë û}
 
( )
1 1 1 1
3 33 3




a b A a b
A
A a b a bA a b a b
= =
++
       (2.158) 
2 2
1 1









A A Aa b
A a A b
= + = +
æ ö æ ö
ç ÷ ç ÷ç ÷ ç ÷
è ø è ø
       (2.159) 
For the more general expression, if m stages are cascaded in series. The kth stage is 
express as: 
( ) ( ) ( ) ( )2 3,1 1 ,2 1 ,3 1k k k k k k ky t a y t a y t a y t- - -» + +         (2.160) 
The total AIIP3 can be expressed as: 















= =å             (2.161) 
We can see that, the nonlinearity of the latter stages becomes increasingly more critical 
because the IP3 of each stage is effectively scaled down by the total gain preceding that 
stage. 
H. Cascaded Stage Noise: 
F1, G1,n1 F2, G2,n2S0, N0
S1, N1 S2, N2
 
   noise factor of the  stagethiF iº  
   power gain of the  stagethiG iº  






















            (2.162) 
( ) 1
1
Total output noise power
=










=       (2.163) 
For two stages in Cascade, the output noise figure is: 
1 2 0 2 1 2 1 0 1 2
1 2 0 1 0 1 2 0
G G n G n n G n n n
NF
G G n G n G G n
+ + +






= +              (2.165) 
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\ = -               (2.168) 






= +             (2.169) 
This can generalized to: 


























å             (2.171) 
